A previous report* describes a space-research radar system associated with a 150-ft paraboloidal-reflcctor antenna, UJW known as the Rändle Cliff Radar (RCR) facility, located at the Naval Research Laboratory's Chesapeake Bay Division. A section of that report describes the digital data recording system which was then being designed. Subsequently, the system was construcced and installed at the radar site by the Systems Engineering Laboratories, Inc.* Fort Lauderdale, Florida. The data system ( Fig. 1 ) became operational in September 1962. Since that time it has been used successfully to record radar data for numerous experiments and measurements.
Since the data format allows direct entry of t'.ie tape into a high-speed electronic digital computer (CDC 3800, NRL NARFC, or IBM 7C90), research and measurement procedures are greatly facilitated. Compi_'°r programs have been written f or various kinds of data processing, and laborious manual processing is thereby eliminated. The system has proven to be versatile and reliable. This report describes the detailed design of the system, its modes of operation, and its versatility.
The choice of a method for recording radar data depended on various factor«, primarily on the quantity of data to be recorded and the data reduction methods available. In the past, manual, photographic, and paper recorJing devices and methods were all satisfactory. However, the present-day requirement to analyze large quantities of data in as short a time as possible requires the use of higher density recording media, such as magnetic tape. With magnetic tape the data could be recorded in either analog or digital form.
When the digital method for recording radar data was initially chosen, similar systems had not been designed; thus, few guidelines were available. Analog magnetic tape recordings did not lend themselves readily to analysis without further processing. Moreover, analog recorders suitable for predetection, or video recordings, were new and cof tly. Thus, the choice of digital magnetic 'ape recordings was indicated; furthermore, the digital computer, which has superseded most other means of analyzing data at high speeds, was becoming readily available and more versatile. The digital-tape method possessed other advantages such is: (a) compactness (large amounts of data can be stcred in a small space), (b) maintenance of accuracy in storage (that is, little deterioration of the stored data), (c) resolution adjustable to the accuracy of the measurement, and (d) flexibility in processing the data.
Subsequently, experience has demonstrated that a combination of digital and analog magnetic-tap 1 recordings is most desirable and that photographic and paper-chart recordings provide readily available visual aids to data analyses. Predetection i-f or postdetection video recordings of the receiver output during the entire interpulse period provides a permanent record of all available signal inforriintion which can later be WATK1NS, GOODMAN, AND KNOPP Fig. 1 -Tigita' data recording system installed at the Rändle Cliff Radar facility at the Chesapeake Bay Division of NRL. The left cabinet contains the magnetic tape recorder/reproducer and a radar range digitizer (not described in this report). The center cabinet contains the linearizer, digital multiplexer, sequencer, and analog/digital converter plus the main system display and control panel. The right cabinet contains the analog multiplexer, the data search and selected readout, and the format generator. translated to digital form. Simultaneous digital recording obtains specific signal information and aU other related data necessary for immediate or later analysis.
The major features which were desired and achieved for this recording system are: (a) it must accept many channels of information, (b) it must have a variety of recording rates, (c) it must operate normally at two sampling rates simultaneously, i.e., fast and slow data rates, with the fast data rate capable of being increased for observing special effects on a limited number of inputs, (d) its data groups must be long enough to provide adequate statistical sampling, (e) it must be capable of recording in computer format without transcribing or processing, (f) it must be capable of handling data of different precisions, i.e., the number of significant digits it can record must be variable within limits, (g) it must be capable of readily changing format, such as length and sequence, (h) it must contain adequate checking features, such as on-line monitoring during recording and during playback, (i) it must operate without large and costly intermediate storage devices (instead, it may have a variety of recording rates for various input rates), (j) it must use the magnetic-tape recording medium efficiently in order to provide for lower tape speeds for a slower input data rate, and (k) it must be adaptable to expansion.
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Subsequent to the design of this system, the ccot and size of high-speed memory devices have been drastically reduced. Alsc, incremental tape recorders have been developed which can accept low-speed intermittent data rater.. Data recording systems of more rereiu design incorpoiate one or both of these devices v/üen a wide range of data rates must bi-accepted. However, the data-rate versatility of this system was achieved without either of them.
In the system obtained, data arp recorded usually in a straight binary code on magnetic tape in a modified International Business Machine (IBM) format compatible for direct entry into the IBM 704, 709, or 7090, NRL's Naval Research Compute/ (NAREC), or the newly leased CDC 3800. The system operates in record or playback mode at se ••-eral speeds. It has facilities for producing r. printed record and driving low-speed analog output displays, nd with slight modifications it could have facilities for producing punched cards or tape.
DEFINITIONS
In the description of the data system, some special ierms will be used. Their definitions follow.
A frame is a complete scan of data, usually within one pulse-repetition-frequency (prf) period. However, in some cases a prf-countdown is used, so that out of n prf periods the data from only one are recorded, and data from (n i) are not recorded. In these cases the frame time for the one recorded period may extend over the entire n prf periods. In any case, the frame consists of the totality ol data recorded during the fiame time.
T'ie reference time for a frame is a pulse derived from the echo range gate in the electronic tracking unit of the radar. Thus the radar echo, and not the transmitter pulse, provides the reference. If the transmitter pulse were used the echo data existing at the start of the frame would be that of the preceding pulse, and recording difficulties would arise. However, using the echo as reference causes the timing stability of the frame rate tobe affected by target motion. The instability thus engendered is, for the worst expected case of a 25,000 mph (escape velocity) target, about one part in 10 4 .
Data to be recorded can be grouped in two categories called fast and slow data. Fast data are those which occur or change with every transmitter pulse. Examples are target-echo pulse amplitudes, target range, antenna pointing angles, and the like. These data are recorded in each frame. Slow data are those which do not change appreciably during one prf period but which can or do change enough over a longer period to warrant being recorded. An individual slow-data quantity (e.g., transmitter power, calioratingsignal-generator power) may be recorded once every 8, 16. or 32 frames, but some slow-data quantities are recorded on every frame. The slow data may also be referred to as subcommutated data.
The frame rate for the recordings on magnetic tape depends only upon the prf. because a »ixed density of pulses or bits per inch on the tape is prescribed by the computer. When a normal prf of 100 pulses per second (pps) is chosen for trie radar, the maximum irame length is 10.000 /.(see.
If the frame time is divided into 120 segments, the time of each segment will be 83.3 /isec. The data in these segments are called characters, A character is a group of seven parallel bits or pulses entered simultaneously across the width of the tape.
The maximum lumber of characters per frame is 120. Although arbitrarily chosen, this number is based on two requirements; (a) 120 is divisible by both six and eight
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(which arc the nuinbers of characters in computer words) and (b) many inputs are necessary. If data could be represented by two characters, the system would have the capability of recording 60 different data or input channels durinp each frame.
Zero characters refer to two condiiions: a data zero condition is caused when the data has a zero value, or when nonconsecutive sampling pulses are used within a frame. An automatic zero condition occurs between the end of frame and start of next frame, when the frame rate is not exactly synchronous with the radar prf. For a data zero condition there may be frame-, channel, and parity bits. For the automatic zero condition only a parity bit will be recorded.
An input channel is a particular data source.
A data group is the assembly o* information from a data source into either two, four, or six consecutive characters. For frame rate data it is equivalent to a tape channel.
A tape channel is a group of characters on the tape -usually from one particular data source but sometimes from more than one source or from the same data source sampled more than once during a given interval or frame. (The latter may be referred to as supercommuta.Uon.) The tape channel consists of two, four, or six characters and is equivalent to a primary format channel.
The primary format is the assignment of data f o tape channels and words within a fiame.
A basic scan represents one pass through the primary format. The basic scan rate is equivalent to the frame rate.
The subcommutation format is the assignment of data to the subcommutated tape channels within each frame of the subcommutation cycle. The subcommutation cycle consists of 8, 16, or 32 consecutive frames, after which the sampling of the data is repeated.
The supercommutaclon format is the assignment of data to the supercommutated tape channels within the frame. Two data groups may be sampled twice within the frame or one data group may be sampled up to four times within tne frame.
The arrangement number refer to a particular sequence in which data is sampled.
A character rate is the transfer rate of data onto magnetic tipe, which is variable to maintain a constant character density of 200 bits/in. (bpi) at tape speeds of 120 in./sec (ips), 60 ips, 30 ips, 15 ips, 7-1/2 ips, and 3-3/4 ips. Therefore, the character rates are, respectively, 24 kc/sec 12 kc/sec, 6 kc/sec, 3 kc/sec, 1.5 kc/ sec, and 750 c/sec.
The word rate is the rate at which words, selectable PS either six or eight characters, are recorded. Since there are six possible recording character rates, and two possible character groupings in a word, there are twelve different word rates depending on tape speed and format.
A complete record will group together a number of frames of data, arbitrarily chosen to be between 16 and 512 frames. This grouping is called a block of data.
A file is a group of consecutive blocks recorded from the same test and using the same format.
Standard computer format for the IBM 700 or 7000 series and the NRL NAREC or CDC 3800 requires the use of seven-track 1/2-in. magnetic tape in the proper coding and density. The correct bit-density is 200 pulsas per inch of tape.
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A track is a row of pulses or bits entered serially along the length of the tape.
For the proper coding, the choice lay between a straight-binary code and a binarycoded decimal (BCD) code. The former was chosen because it was the most efficient for computer processing; also, it provided greater precision and used less tape space. Because computers op -ate only in the Hnary mode, the BCD would have to be translated to binary; thus, the machine time required to extract and prepare data, for computation was determined tc be considerably greater than that used lor straight binary directly. One limitation to binary is that visual displays of real quantities require translation to be meaningful.
The format finally used is a modified IBM format that is directly acceptable, however. This format is composed of four data tracks, two synchronization or identification tracks, and one lateral-parity track. The format description designat'on ( Fig. 2) gives a more graphic representation of the variety of possible data that can be recorded in a frame of data, and it shows the relative location of these data on the magnetic tape. It indicates those data items that are subcommutated or supercommutated arJ their r espective frame-number locations. The format designation allows one to reconstruct a format without identifying the information of any particular entry. For example, the format designation of 6-43-96-3, S4-44-2, and M4-2-1 represer the primary, subcommutaticn, and supercommutation formats, respectively. The primary format indicates (a) a word length of six characters, (b) 43 tape primary data channels, (c) 96 characters per frame, and (d) the third arrangement of primary data. The subcommutation format numbers indicate (a) four primary data channels subcommutated, (b) 44 data groups subcommutated and (c) the second arrangement of subcommutated data. The supercommutation format numbers indicate (a) four primary data channels supercommutated, (b) two data groups supercommutated, and (c) the first arrangement of supercommutated data.
On the layout of the tormat (Fig. 2) it can be seen that time data has been assigned to the first s : -character word location and has oeen designatad as channel 1 for the first two-character group and channel -? for the remaining four-character group. Channel 3 has been assigned to subcommutated data with the items recorded in each frame listed under tape channel 3 of the subcommutation format. Note also that range data in word 4 has been grouped similar to the time data, i.e., a two-character channel 8 is followed by a four-character channel 9. These represented the high and low-order bits, respectively. of the digital range data sampled by sample pulse numbers 10, 11, and 12.
The vertical and horizontal vhf sum signals are sampled as channels 10 and 11. The notation for these channels, L-A and L-B, indicate that these data groups are linearized by functions A and B respectively. The vertical sum data is a supercom nutated data group and is sampled again as tape channel 41 in the 16th word. Tape channel 16 in word 7 has been assigned to the elevation error signal with the notation "OS" inoicating that an offset has been added to tne signal after digitizing.
Referring to the subcommutation format again, it is noted that in tape channel 3 frame numbers 11 through 16 carry an N.U. (not used) designation. This indicates that no data groups have been assigned to these locations. The same is true for frame numbers 10 through 16 under tape channels 24 and 28. This illustrates that not all of the 64 possible subcommutated locations have to be used. Therefore, 10 groups arc sampled in channel 3. 16 groups in channel 7. and 9 groups each in channels 24 and 28, respectively, making 44 groups which should agree with the subcommutated channel count registered in frame 9 of tape channel 28.
Format locations labeled N.S. (noc significant) indicate that a data position has been sampled, but the data source connected to the position is not significant.
GENERAL EQUIPMENT DESCRIPTION Recording Syster i
The data recording equipment accepts inputs from various data sources within the radar system and assembles the data in a format directly compatible for subsequent digital computer processing. Additionally, there is an on-line visual-display facility for monitoring the data while recording and during playback of the recorded tape. The system consists of eight major subsystems which are assembled from standard off-t ie-shelf modular circuits or Instruments. It Is shown In Fig. 3 In block form.
Program Sequencer -All the timing pulset for the recording modes are generated in a program sequencer. By distributing sampling pulses through a patchboard, any of the data soun ;s can be sampled at various times within the recording cycle. The primary data recording cycle starts with an external trigger pulse, and the length of the basic recording cycle Is variable In time up to the total time Interval between trigger pulses. The sequencer may also operate from other Internal triggers and provide a countdown of the trigger rate, where the recording time interval for the de&Lred number of channels exceeds the time Interval between trigger pulses. A subcommutated and a supercommutated recording cycle are also generated for sampling data sources at less than or higher than the basic scan rate. Internal timing is crystal controlled and is subdivided to provide a choice of basic recording rates and to control various external operations. A relative tlm o count and a slow-data channel count are generated within the sequencer unit.
Analog Multiplexers -T^e analog signal voltages enter the systtm through the analog multiplexing unit. Sixty-iour analog input positions are provided for either normal, slow, or super scan-rate data in four groups oi 16 inputs each. They are divided into four groups to provide the necessary isolation between inputs. Each multiplexer position can handle either a unipolar or a bipolar signal variation. An Internal precision reference supply Is used for calibration and multiplexer testing opeiatlons. Tne outputs of the four Input multiplexers feed a secondary multiplexer whose output bus contains the serialized analog data which has been sampled from the patchboard.
Analog-to-Digital Converter and Llnearlzer -The voltage amplitudes are converted Initially to nine bits in straight binf.ry code, sequentially, in an analog-to-digital (A/D) converter representing the full range of Input voltage variation. Digital offsets are Introduced in a llnearlzer unit to adjust bipolar signal variations to the same code range as the unipolar signals. Also, selected converter outputs can be linearized according to four separate correction functions, as determined by the patchboard program. All the converter ouiputs pass through the linearizer whether offsets or corrections are applied or not. The linearizer output Is eight dai''. bits in parallel plus anoverscale iridicctionbit.
Digital Multiplexer -A digital multiplexer receivef the output of the llnearlzer together with internally t'eaerated counter outputs, manually switched data, and externallygenerated digital data. The sampling order for all data Is controlled by the patchboard program in groups of two, four, or six character tape cnannels. The output of the digital multiplexer Is a sequential pulse train of four data bits in parallel, and a channel marker bit.
Format Generator -A format generator combines the five multiplexer outputs with frame synchronizations and parity checkmarks to form the seven-bit recorded tape character. Channel, frame, and block detection-circuits are included to drive their respective counters during both record and playback modes.
The generation of automatic zeros between frames and the tape gaps between blocks and files are also controlled within the format generator. A system start-stop modeselector controls the system counters and the tape transpo t in four recording modes During playback the parity generators serve as parity Data Search and Readout -During both record and playback operations, a certain portion of th» data may be selected lor visual display and print.ng. Additionally, during playback the tape may be searched for particular time or othd-data-value locations to control the printout and visual displays. All selective data readout operations are controlled separately from the sequencer patchboard which controls the tape format.
Tape Transport -The tape transport has a rapid start anri stop time and complete facilities for recording and playback at six speeds. Recording» are made in seven-track IBM-compatible NRZ (non-return to zero) format. The transport can be controlled separately from the rest of the recording system in the local-control mode in both speed, direction of travel, and timing of start-stop operations. In the automatic-control mode the transport start-stop and speed-seleciion commands are generated in the data recording system. Provisions are included to prevent the writing-over or erasure of previously recorded data when switching from automatic to local control or from record to playback mode.
Digest of System Capability
The eight subsystems which comprise the data system are all solid-stau o aevices. An outline of the pertinent features ci each unit is given below.
Program Cequencer -1. Four triggering modes for generating a primary scan o'-frame of data: (a) radar trigger, (b) internal oscillator, (c) continuous cycle, and (d) manual.
2. Trigger rate countdown in integral submultiples up to 15:1 for generating data scans at loss than the external trigger rate.
3. Six ciystai-controLed character i_.es from 750 pps to 24 kc/s?c for maintaining constant character density en the tape at each recording speed.
4. Patchboard control of all data sampling operations: (a) variable data sequencing, (b) adjustable irame length in integral computer word groups up to 120 characters per frame, (c) data grouping as two, four, or six character channels within six or eight character words, (d) subcommutated sampling control at 1/8, 1/16, or 1/32 of the basic frame rate of up tc eight channels, (e) supercommutated sampling control of up to four channels at two, three, or four times the basic frame rate, (f) index marking at end of each channel and at beg nning and end of frames, and (g) quick program changing through removable prewired patchboards.
5. PRF or frame trigger rates acceptable up to 20Ö pps for full 120-character frames. Higher trigger rates acceptable for shorter frames. Maximum trigger rate for one-wcrd frame is four kc/sec.
6. Six-bit counter for subcommutated data channels.
7. Twenty-four-bit relative time counter operating in 0.01, 0.001 or 0.0001 second crystal-controlled increments for monitoring and recording frame triggering time interval.
8. Outputs available for external equipment: Time rate, character rate, frame rate, and up to four sample pulses at frame rate, subcommutated rate, or supercommutated rate.
9. Input terminals available for external control: frame rate, time rate, character rate, and time counter start and stop.
Analog Multiplexer -1. Sixty-four input positions for either bipolar (-10 to +10 volt) or unipolar (0 to +20 volt) signals.
2. Fifty-/isec aperture-time for analog gates at all recording speeds.
3. Less *han 10 mv offset to signal source.
4. Separate sampling sequence control for each multiplexer position from sequencer patchboard.
5. Combined linearity and long-term stability are within ±0.2%.
6. 60 dB isolation between multiplexer positions if signal source impedance 'S 4000 ohms or less.
7. Output buffer amplifier for voltage level and impedance matching to A/D converter.
8. Internal stable re;erence-voltage source for calibration and testing of multiplexer gates.
9. Other input voltage ranges can be accepted by replacement of output buffer amplifier.
Analog to Digital Converter -1. 30-kc 'sec conversion rate for nine-bit binary code (eight bits plus sign).
2. Bipolar signals converted to code range from -128 to +127, corresponding to multiplexer input range from -10 to +10 volts.
3. Unipolar signals converted to code range from 0 to +255, corresponding to multiplexer input range from 0 to +20 volts.
4. Isolated analog, digital, and chassis grounds.
5. Conversion starts on command signal from analog multiplexer.
6. End-conveision pulse generated after each coding operation.
7. Internal stable reference voltag';.
Linearizer -1. Bipolar output codes from AD converter converted to unipolar code range (0 to 255) by adding offset code of 128.
2. 0 to 255 code range divided into 16 equal segments.
3. Four separate 16-segment correction functions with two-to-one scale factor for each function.
4. Correction factors from 0 to ±15 in steps of one, or 0 to ±30 in steps of two may be added to each coded analog signal segment.
5. Out-of-limit signal generated for corrected output codes which are negative or greater than +255. 4. End-of-sample pulses generated for the external digital input channels.
5. All sampled data sources converted to sequential five-bit characters. Each character consists of four data bits and a marker bit indicating the end of the channel in even character positions, and out-of-limits or other special code in odd character positions. 2. Lateral and longitudinal parity generated in record modes. Parity checked in playback modes.
3. Channel and frame marks detected for separating channels within words, and frames within blocks.
4. Six-bit channel ^xmt and nine-bit frame count generated from detected marks.
5. Block length control in multiples of 16 frames up to 512 frames per block.
6. Block and file gaps geneiated.
7. Block gap detected and 12-bit block count generated.
8. Four recrrding modes (continuous, time monitor, calibrate, and remote) and two playback modes (continuous and data search).
9. Recording of automatic zeros controlled between end of one frame and beginning of next to maintain continuous character rate on tape during the block.
10. Seven-line pulse data converted to MrlZ format for recording, and skew compensation i" provided on playback.
Data Search and Selected Readout -1. Up to four channels or 12 characters selected for display and/or printout from selected frames during record or playback.
2. Octal or decimal code conversion of up to 16 bits provided for each selected channel.
3. Display/print rates selected in binary submultiplet. of the frame rate up to 128. Ma imum print rate is five frames (lines) per sec.
4. Digital-to-analog (D/A) conversion of any two consecutive characters in one selected channel.
5. Channels located and counted where out-of-limits and special code marks are generated during the recording.
6. Channels located and counted where parity errors are detected during playback.
7. Data readouts and error displays controlled during playback when the data value in a selected channel falls between preset values. This is the playback search mode.
Tape Recorder Reproducer 1. Six recording and playback speeds: ISO, 60, 30, 15, 7.5 , and 3-3/4 ips.
2. Start and stop times of 3 msec or less.
3. Seven-track NRZ (nonreturn to zero) recording on 1/2-in. magnetic tape. 5. IBM or NARTB reel siz.es up to )J-J/2-in. diameter may be used.
6. Protection against tape erasure-during tape advance, rewind, and pi-^oack operations.
7. Transport start-stop and s'jeed selection from either system or manual control.
8. Load-point and end-of-ti'pe sensors.
9. Tape speed tolerance i2% at all speeds.
10. Dual record-playba.-k heads Head dimensions and tolerances compatible with IBM format.
DETAILED LQUIPMENT DESCRIPTION Program Sequencer
Operations of 'he program sequencer (Fig. 4 ) are generated and controlled by seven circuits. The'je are (a) the trigger mode contro? (b) the crystal oscillators and frequency dividers, (c) the time counter-register, (d) the sample-pulse distributor, (e) the program patchboard, (f) the subcommutation control gates, and (g) the supercommutation control gr.tes. The trigger mode control can select one of four triggering options: (a) prf, (b) oscillator, (c) continuous, and (d) manual. After receipt of a system start signal from the format generator, the trigger mode control determines the basic recording cycle of the system. In the normal prf mode the system is triggered by the range-gate pulse of the ru^ir, whose rate is virtually equal to the basic radar trigger rate. During system test operations the output from a variable-rate internal oscillator (oscillator mode) is used as a system trigger The frequency of this oscillator is adjustable from 10 to 1000 pps and is part of the trigger mode control circuit. The system may also be triggered in a continuous cycle mode, where a pulse occurring at the end of a frame is used to trigger the next frame. A manual trisgering mode may be selected which will allow a single frame to be generated each time a puühbutton is actuated. This mode is designed primari';' for test purposes.
The selected trigger is fed to a trigger countdown circuit, where any integral countdown of the source trigger rate may be selected to trigger the system. This mode of operation is used when the recording time for the desired number of channels within a frame exceeds the interval between trigger pulses. Although the trigger countdown is used chiefly when the system is being triggered from the range-gate pulse, it can also be used when triggering from the internal oscillator or in the continuous cycle mode.
The system clock and timing pulses are derived from separate, nonsynchronized, but highly stable 1-Mc/sec and 192-kc/sec crystal oscillators. Each oscillator is fed to frequency divider chains where precisely timed submultiples of these frequencies are obtained, for internal and external programming. Either a 10-Kc/sec, l-kc/sec, or 100-c/sec pulse train is used as a time rate input to the time counter-register. Either a 24-kc/sec character rate or any binary submultiple down to 750 c/sec may be selected as input to the sample-pulse distributor circuit. The system character rate pulses lor use in other portions of the system are delayed one-half of a character time from tnat entering the sample pulse distributor.
The time counter may be started or stopped locally or by external signals, and counts in selected increments up to its 24-bit capacity. The counter may be reset crnd preset to any desired value locally. Upon the next selected time incrementing pulse (10 kc/sec, 1 kc/sec, or 100 c'sec) after receipt of the system trigger pulse from the trigger mode control, the contents of the time counter are transferred to a 24-stage register where the time count is stored until the next system trigger pulse. The time register output may be recorded at any time during the frame while the time counter continues to accumulate the selected pulse increments. The time counter output is also monitored by the system s^art-and-stop control circuitry in the format generator.
The sample pulse distributor circuit operates from the selected system trigger rate and character rate pulses. The character rate pulses are led to a 2:1 countdown circuit followed by a divide-by-three or divide-by-four circuit. These are the sample-pulse generator and. word-generator circuits, respectively. A frame is started by the frame gate generator with the first pulse from the word generator after receipt of a pulse from the trigger mode selector. The word rate pulses are then gated through to a frame length counter which divides by either 15 or 20 depending on whether the word generator di 'ides the sample pulse rate by four or three. This is controlled by a word length connection from the patchboard. The outputs from all stages of the sample pulse rate generator, the word generator, and the frame length counter are combined into a decoding matrix in the sanple pulse distribution to provide up to 60 sequential pulses on parallel lines within a f a:ne. The duration of each of these pulses is equal to twice the interval between character rate pulses. The number of sample pulses in the frame can be preset to any multiple of three or four (six or eight characters) by designating a particular sample pulse as the end-of-frame pulse. At this time the frame gate generator and frame length counter are reset, and the outputs from the 60-line matrix are terminated urli)
;■ next frame is started. When the frame is terminated and the frame gate generator is reset, automatic zero words consisting of only parity marks are recorded under control of the format generator. These will consist of integral multiples of six or eight characters to fill in the time beiween the end of a frame and the start of the next frame.
If the trigger pulse from the trigger mode control occurs before the programmed frame is complete, the frame is terminated at the end of the current word cycle and the next frame will commence at the beginning of the next word. In this case there would be no zero words between frames. The programmed frame time should be kept shorter than the interval between trigger pulses so that over a block period the average trigger pulse intsrval will equal the frame time plus the average zero word time.
All of the 60 line outputs of the sample pulse distributor are routed to the patchboard. These pulses arc brought to two different areas for selecting either analog multiplexer inputs or digital multiplexer inputs. The analog multiplexer sample pulses are advanced one sample pulse time ahead of the corresponding digital multiplexer sample pulses. This is to allow for the analog input processing delay in multiplexing, digitizing, bipolar offsetting, and linearizing. All of these operations are controlled by the analog multiplexer sample pulses. The digital multiplexer sample pulses arc used to sample all internal or external digital data in two character groups. These sample pulses are also used for inserting channel marks at selected locations so that digital data may bc grouped as either two, four, or six character channels by using one, two. or three successive sample pulses for the data and using the last sample pulse of the group for the channel mark.
The word rale and the frame length are also controlled from the patchboard. The word rate selection controls the word generator and the frame length counter and also inserts an automatic channel mark at the end of the word group. The sample pulse used for frame length must coincide with the end of a channel and a word group. The two remaining functions controlled from the patchboard are subcommutation and supercomm itation and use either analog or digital sample pulses.
The subcommutation program distributes the sample pulses to selected analog or digital data over eight, sixteen, or thirty-two frames. Up to eight sample pulses in a frame may be allotted to the subcommutation program when using an eight-frame cycle. This number is reduced to four sample pukes in a 16-framt cycle and to two in a 32-frame cycle, so that in each case there are 64 possible sample pulse locations. Since each sample pulse spaces only two character times, two or three adjacent sample puls s must be used lor sampling four or six character digital data in the subcommutation program. The number of sample pulses subcommutated remains the same in every frame regardless of the number of characters in the data source, to maintain the same number of characters and channels in each frame. Both analog and digital data may be multiplexed into the same primary channel locations through the program patchboard, with each data sample occurring in different frames. This has been done in tape channel 28 of the format (Fig. 2) where the subcommutated channel count is multiplexed with eight other analog d^.ta groups.
The subcommutation of the sample pulses is controlled by 64 AND g ites arranged in an eight-by-eight group to allow access by eight sample pulse lines and eight frame lines. One input to each group of eight gates is enabled by the eight successive frame line outputs from the three low-order stages of the frame counter. Another input to each ol the 64 gates is patch-connected to eitlu i an analog or digital sample pulse, of which up to eight may be used in an eight-frame program. Analog and digital sample pulses must be separately patched because of the two-character time-delay difference between correspondingly numbered sample pulses.
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For a 16-franie subcommutatlon program, the output of the fourth stage of the frame counter is patched to the gates such that adjacent rows are enabled sequentially from frames one to eight and nine to sixteen, respectively. In this case the gates effectively assume a four-by-16 pattern, and only four basic sample pulses can be distributed. In the case of a 32-fiame program the fifth stage output of the frame counter is also patched in to generate a two-by-32 sample pulse-frame pattern in which tho 32 frames are arranged in four adjacent rows of eight frames each.
It is noted that in any of the three arrangements it is only necessar] to connect a sample pulse line to the gates which are used to sample data at the multiplexers. Hence, any of the sample pulse locations within the subcommutation cycle can be omitted. All the sample pulse outputs from the activated gates are routed to the desired multiplexer positions and are also OR-gated together to ; \ce a subcommut ited chaünel counter. Before each recycle of the subcommutated sc ie count is compared to a preset number as a check on the sampling of the desired uumber of channels. In the case of adjacent sample pulses being used to form a four-character or sP'-character channel, only one pulse is formed in the OR-gating process ahead of the counter. Hence, the counter recognizes channels only, and not individual sample pulses.
The supercommutation control circuit consists of four separate four-input OR gates for combining from one tu four sample pulses on each line. Each of the four output lines may be used to sample either an analog cr digital multiplexer position. Here analog and digital sample pulses must he confined to separate OR gates.
Analog Multiplexer
The analog multiplexer for which a block diagram is shown in Fig. 5 contains 64 input positions which may be sampled in the order and at the rates determined by the sequencer patchboard. The multiplexer is divided into four groups of 16 inputs each followed by a four-input secondary multiclexer. Each multiplexer position contains a matched pair of transistors driven by a gating transistor, through an isolation transformer, to present a high impedance during its off time and a low impedance during its on time. Each of the input signals must remain constant in amplitude during the fiist 50 fisec of the sample pulse-time, which, of course, varies with the selected character rate in the s quenc^r.
Any of the analog input positions may be used for unipolar signals in the rrr.ge of 0 to +20 volts or bipolar signals in the ilO-volt range. However, there are only prcisions for offsetting 24 bipolar signals from the patchboard. For internal check purposes all of the analog input lines m ly be switched to calibrated voltage levels from the reference supply which furnishe' -'mum. midscale, and maximum voltages for linearity checking in both unipolar an ^olar ranges. Also, the reference voltages may be connected continually to individual multiplexer input positions for long-term stability checking. Isolation between multiplexer positions may be checked by connecting maximum and minimum reference voltages to adjacent positions within a primary 16-input group.
The sample pulse lines from the patchboard are fed simultaneously to the selected primary multiplexer positions and to four 16-input OR gates. The outputs from these gates are delayed a fixed amount to allow for analog switch settling time in the primary multiplexer, after which the secondary multiplexer is gated. The output of this multiplexer is fed to a buffer amplifier to match the amplitude and impedance level of the voltage-varying pulse train to that of the A/D converter. The reference supply furnishes the operating voltages for the buffer amplifier. The pulse trains used to gate the secondarv multiplexer are further OR-gated and delayed to initiate each conversion cycle in the A/D converter. The original OR-gated sample pulse train is also passed through a delay equal to two character times to furnish synchronized sample pulses for the digitized analog data at the digital multiplexer. An end-of-channel pulse is also generated with every second character-rate input pulse, if an analog sample pulse is also present.
Analog-To-Dig'tal Converter
The A/D converter, shown in a block diagram (Fig. 6) , accepts the voltage-varying pulse train representing the multiplexed analog data. The output of the converter is a nine-bit parallel code equivalent to quantized voltage levels from -20 to +20 volts, although the actual input voltage has been reduced by the analog buffer amplifier to the range of the internal reference voltage (i8.4 volts) of the converter.
The converter operates on the principle of successive comparisons of the input signal voltage with internally generated precision voltage steps. The input signal is assumed to remain constant during the conversion period, which is about 33 /isec (il bittimes at 3 Msec per bit). The conversion starts on an external command signal from the analog multiplexer and proceeds to digitize at a bit rate of 33^ kc'sec obtained by a 3:1 countdown from the 1-Mc/sec crystal oscillator. This corresponds to a voltage digitizing rate of 30 kc/sec.
At the start of conversion the highest-order bit position is set in the register by the sequence counter. A half-scale voltage level is generated by the digital-to-analog (D'A) decoder. If the input signal exceeds the generated voltage, the register bit position remains set and the next lower register position is set by the sequence counter so that a three-fourths-scale voltage is then generated. A comparison is again made, and if the input signal is smaller, the second register position is reset, after which the third position is set in the register. At the end of nine of these conversion steps the digitizing is completed, and the end-of-conversion signal is generated, thereby initiating the offset and linearization process. The coded outputs for Uiüpoiar ügnals will have a range of vaxues between 256 and 511, whereas bipolar signals will have a range of values between 128 and 38o.
Linearizer
The linearizer ( Fig. 7 ; performs two distinct operations on selected analog inputs. One operation is to introduce a positive offset to bipolar input signals to shift them into the same code range as the unipolar signals. The other operation is to introduce smallscale positive or negative correcäons to selected analog signals at discrete amplitude levels within four separate groups.
The output from the A/D converter is fed to the nine-bit linearizer input-counter. The end-of-conversion signal then gates in the bipolar offset bit, which has a weight of +128. Since the full range of bipolar signals in nine-bit code would have original values between 128 and 383, the insertion of a bit in the eighth stage of the counter causes the code range to fall between 256 and 511, corresponding to the unipolar signal range. There is capacity for offsetting up i ■ 24 signals by patchboard connections of the desired analog sample pulses.
From this point on, the most significant bit in the input counter is ignored so that the effective code range is now C to +255. The lour most significant bits of this code are gated to the segment selector by a delayed end-conversion signal to insure that the counter has assumed a steady stat«? after offsetting. The segment se'ector decodes the four-bit input into sixteen equal zones.
The sixteen-segment lines are eated with foui, separate, function select lines which carry the serialized analog sample pulses as selected on the patchboard and combined into r our 60-input OR gates. Thir gating selects one of 64 possible five-bit correction codes at tach selected sample pulse time. These correction codes are set up on a switch bank, as determined by calibration tests, and represent four bits plus sign within each of the 16 segments and four functions. Each of the four functions may be scaled, depending on whether a fine or a coarse correction to the data is desired. The fine-scale correction corresponds to ±15 in ',teps of one, whereas the coarse correction corresponds to ±30 in steps of two.
The outputs of the four scaxe selectors are OR-gated together and enter the eight-bit counter through the linearizer ON-OFF switch. Fine-scale corrections are entered into the four low-order bit-positions of the counter, and coarse corrections are entered into the second through the fifth low-order positions. Negative corrections are enlered in eight bit complementary form, i.e., a correction of -12 sets the counter to 255 minus 12 or 243.
After the corrections are entered, the original code from the input counter is gated in sequentially to corresponding stages of the output counter. The sequencing allows the carries to proceed down the counter before the next bit is gated in. When ubtracting, the carry from the highest-order bit-position is adued into the low-order stage to obtain the correct result.
Values which exceed the limits of the output or input counter are detected by the counter overflow circuitry. In the output counter an overflow is detected by the presence of a carry from the last stage when adding, or the absence of a carry from the last stage, when subtracting. In the input counter the range of allowable values, after the code and the offset are added, is 25G to 511, which is equivalent to 0 to 255 when the ninth bit is -fl^U ignored. Thus, ;i carry beyond the ninth stage is a positive overflow, and the absence 01 the nintt bit in the original nine-bit code is a negative overflow condition.
Both the outputs from the overflow detector a d the output counter are fed to the digital multiplexer The total processing time for analog data through multiplexing, digitizing, offsetting, and linearizing is about 90 fisec, which is slightly longer than one sample pulse time or two character times at the highest character rate.
Digital Multiplexer
The digital multiplexer, shown in block form (Fig. 8) , performs a parallel-to-serial conversion from the various internal and external data sources to form sequential characters of five parallel bits each. It consists of 36-sample pulse-input AND gates followed by ning 36-input OR gates, two five-bit parallel-charact 0 *; AND gates, and a fivebit output OR gate. Each of the sample pulse gates represents up to nine bits in parallel lor the linearizer, -manual, or external digital data inputs, or up to eight bits in parallel for the internal counters. Tht sampling time of each of these 36-input data-groups is determined by the patchboard program. These data groups are composed of the following: (a) 16 external digital inputs, nine bits each (b) ten manual inputs, nine bits each, (c) one linearizer input, nine bito., (d) three relative time inputs, eight bits each, (e) two block number inputs, eight bits and four hits, (f) two frame number inputs, eight bits and two bits, (g) one channel number input, six bits, and (h) one subcommutatec channel number input, six bits. The output from these 36 sample-pulse gates are combined into nine 36-input OR gates representing eight data bits and a special code mark when the latter is generated. The four high-order bit? with the special mark feed five parallel AND gates, and the four low-order bits with the OR-gated end-oi-channel marks feed five other AND gate 5 ? in pam lei. The end-of-channel marks are generated after each analog sample in the analog multi»"»exer, at the end of each word cycle in the sequencer, and at other selected sample pulse positions as determined from the patchboard.
The high-order positions are gated every odd character-time, and the iow-order positions are gaud every even character-time by the character-rate sequencing circuit. It is noted that these character-rate pulses occur one-half character-time after the leading edge and one-half character-time before the trailing edge of the sample pulse gates, respectively. The outputs from the two sets of AND gates are combined as odd and even characters in the live two-input OR b ates at the multiplexer output.
It is noted that the linearizer sampling pulses are derived by thi OR-gated analog multiplexer sample pulsca delayed two character-times. This puts the comoined analog sample pulses in phase with corres^indingly numbered digital sample pulses. All of the sample pulses at the input of the digital multipiexer are also entered into an anticoincidence check circuit to insure that the same sample pulse is not used to sample more than one data group.
Any of the input data groups may be sampled at the frame rate the supercommutated rate, or the subcommutated rate within the numerical limitation of the sample pulses generated at each rate in the sequencer. The time count and the subcommutated channel count are generated in the sequencer, whereas the block, frame, and channel counts are generated in the format generator. Tue relative positions of the character-rate pulses and the sample pulses ii.sure that none of the counters are changing state at the time the two sels of five AND gates are interrogated.
The manual data are coded by nine banks of nine switches located internally and one bank of nine switches located externally. These data are usually multiplexed with the ether slowly varying data ai.d sampled at the subcommutated rate. The nine switches in each group correspond to eight daia bits and a special roda mark.
External digital data enter as 16 nine-bit groups composed of eight data bits and the special code mark which may signify negative quantities, nonbinary codes, or changing data value during »he sample time. The precise meaning of each of these marks, of course, depends on how it is generated by each of the external equipments. After each external digital group is sampled, a clearing pulse is generated by AND-gating the separate sample pulses with the output of the end-of-channel mark OR gate and delaying the resultant pulse. Any of the direct digital inputs may be sampled as two, four, or six character channels by patch connection of adjacent sample pulses and using the last sample pulse in the group also to generate a channel mark. The sampling rate for each input may be at any of the three rates generated in th^; sequencer.
Format Gei.^-ator
The format generator shown in Fig. 9 receives timing signals from the sequencer and data outputs from the digital multiplexer to generate the inpuu and control signals for the tape recorder. Most of the circuitry in this part of the system functions during both record and playback modes. The format generator consists of three seven-bit buffer registers, various tape-mark generating and detecting circuits, the record/playback buffer control, and the system start-stop control. The data registers consist cf a dual-input seven-bit register followed by tiansfer gates and a seven-bit complementary register to convert pulse data to NRZ format to drive the record amplifiers. Five of the inputs to the input register are fed directly from the data line and channel-mark line outputs of the digital multiplexer. Another input is a start-of-frame mark and an end-of-frame mark, generated in the record playback control circuit from the leading and trailing edges of the frame-gate, which is received from the sequencer. The seventh register position is not used during record modes. Each register position has another set of seven input gates which are fed from a skew buffer during playback modes.
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The record input-gates are inhibited by the record playback buffer control except during the frame scan, as determined by the sequencer. The register output transfergates are also inhibited at this time and during tape-gap intervals. While both inhibits are removed, the data passes through th° register along with the channel and frame marks. These six outputs are examined by the lateral parity generator, and a seventh bit is generated if there is an even number of ones in the other six ot,*pjts. No parity bit is generated it there is an odd number of ones in the other six positions. The parity bit is generated during the storage time in the register between input gating and tiansfer gating by a network of exclusive OR gates. This time is controlled in the record playback control circuit by delaying the input character-rate signal from the sequencer and is equal to about 12 ;jsec. NRL REPORT 6 r .84 23
When only the register input gates are inhibited, the parity generator will always generate a one-bit, since no data will enter the register. This corresponds to the automatic zero period of the recording intervals which exist between the frame scan periods and at the start of each block of data. When the output transfer-gates are also inhibited, both the register and the parity-generator data-flow ar^ blocked. This corresponds to gap period 0 of the recording intervals which exist between blocks.
The transfer-gate interrogation pulses, which occur near the end of each characterrate time, transfer the register and parity generator outputs to the seven-stage complementary register. One-bits reverse the state of the respective register positions, but zero-bits leave the register states unchanged. At the end of each interrogation pulse a reset pulse is generated for the six register stages and the parity generator. This occurs prior to the start of the next character time. The complementary register output drives the tape record amplifiers.
The outputs from the transfer gates are continually monitored by channel, frame, and block-detecting circuits. These circuits operate in the same manner during both record and playback. The outputs of these circuits drive the channel, frame, and block counters, respectively.
The channel-mar!; detector monitors the fifth or A-track regist3r-output which con^pir.s both special code marks at the stari of some channels and end-of-channel marks at the end of all channels. The detector separates these marker pulses by dividing the transfer-gate interrogation pulses ■ >to odd and even character times and gating them with the channel-track output pulses. Two outputs are then generated as special code marks and end-of-channel marks which are used in the selected data readout portion of the system The end-of-channel pulses are used to advance the six-stage channel counter. The output of this counter is fed to the digital multiplexer and the selected data readout.
The Irame mark detector monitors the sixth or B-track output, which contains a pulse at the start and end of each frame. The frame-track output is gated with the endof-channel mark detector output to separate start-of-frame marks and end-of-frame marks. Both detected frame marks are used in the selected readout unit, and the endof-frame marks are also used to advance the frame counter and reset the channel counter. The frame counter consists of ten stages, and its output is available for sampling at the digital multiplexer and is also used in the selected data readout unit. The five loworder stages of the frame counter are used in the subcommutation control portion of the sequencer for the slow-data sampling program.
The gap detector OR-gates the outputs of all six lines from the register and the parity generator line. After each end-of-frame signal is detected, the output of the OR gate is interrogated. Absence of an output pulse signifies a gai,, whereas the presence of a pulse signifies only an intermediate frame w'thin the block. This circit is reset with the next detected start-of-frame pulse and operates the same during b .n record and playback. The gap detector output triggers a 12-stage block counter and resets the frame counter. There is a continuous display of the block-counter output, and it is also fed to the digital multiplexer unit.
The duration of each block may be set to any multiple of 16 frames up to 512, the maximum capacity of the frame counter, by the block-length selection-circuit. When the state of the frame counter is coincident with the selected block-length code, the longitudinal parity-generator circuit counts four character rate pulses while the register transfer gates are inhibited through the record payback control. Ai. the fourth character time the complementary NRZ register is reset to form the longitudinal parity mark.
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The end-of-block signal also allows the gap generator to start counting characterrate pulses and inhibits the register transfer-gates through the record/playback control. This gap period lasts (or 154 character times, equivalent to 3/4 in. on the tap" a:ter the longitudinal parity mark. At a character count of 64 during the gap gene""^or-time, a system stop-command is generated for the start-sto node selector circu.i. This countdelay allows for the tape distance traveled 'n stopping and starting the tape recorder within the 90 remaining character-times during the gap period.
The system start-stop mode control circuit allows selection of fcir recording modes. These are the local start and stop pushbuttons, the time monitor circuit, calibrate control, and remote start-stop commands. In the first mode the recording time lasts for integral block intervals between the time that the start and stop switches are closed. In the time monitor mode, preselected times to start and stop the recording are made. The start and stop selection gates then generate output pulses when the relative time counter in the sequencer reaches the preselected times. In the calibrate mode, single blocks are recorded each time the manual start switch is closed. The system stops automatically after each block. In the remote record mode, the recording interval is controlled by externally generated signals.
The timing of a typical recording cycle is shown in Fig. 10 . The receipt of a system start signal starts the tape transport, provided an end-of-tape condition is not sensed from the tape recorder. After . variable delay time, depending on the selected tape speed, to allow the recorder to assume uniform speed, the inhibit is removed from the system frame trigger control circui* in the sequencer. This inhibit line is fed through the record playback control. If a trigger pulse had not been received during the last word time, the recording will commence with automatic zero. This will continue until the trigger pulse is received, and the trigger pulse will then generate a frame-rate signal in the sequencer. The receipt of the frame-rate signal by the record playback control will then remove the inhibit from the register input gates (and terminate the automatic zero period). The frame-rate pulse starts with the next complete word cycle after the trigger pulse. It is noted that the character-rate and the word-rate generator in the sequencer unit operate continually in all recording modes, independent of frame and channel gating time. However, the inhibit signal will be removed from the register gates prior to the receipt of any input data from the digital multiplexer at the start of each frame, due to system character-rate delay-time.
The system stop recording sequence req"ires a stop command signal from the gap generator and a stop-enable signal from the selected start-stop control source, It is loted that all recordings are made in complete block units, so that all generated stop signals do not take effect until after the block gap time has commenced. The stop signal is generated when the gap generator reaches a count of 64 or when about one-half of the gap time has elapsed. This allows for the tape transport stop and start distance within the gap period. If a start command is received before the stop command is executed after the end of the block, the transport will not stop duriug the gap, since the transport start-stop control circuit stores only the last signal generated by the start-stop mode selector.
The end-of-file mark is recorded after the last desired block of data has been generated. This signal is generated manually after the system has stopped, and it consists of a single character of ones in the four data-bit positions followed by a longitudinal parity character after a 3-1 '2-in. gap from the last block. The register input and output gates are inhibited during this time through the record buffer control circuit, just as in other tape-gap periods. The transport control is turned on aaead f^r sufficient time to generate the 3-1 2-in. gap before the mark is entered in the NRZ register for recording.
On playback, the read amplifiers in the tape recorder convert the tape satm.uion level changes to pulse voltages representing one-bits in each of the seven tracks. The puise voltages from each track are read into the skew-buffer which holds the pulses for a fixed length of time after the initial pulse within a character-time is received. A playback clock-rate is generated by combining the outputs from all seven lines in an OR gate and generating a delay from the trailing edge of the OR gate output in the playback buffer control.
The skew buffer's seven outputs enter the output register continually through one set of the dual input gates when the system is in the playback mode. The record Input gales are continually inhibited in the playback mode by the buffer control circuit. The generated playback clock reads the data out of the register through the output transfer gates and simultaneously resets the skew buffer prior to arrival of the next character from the read amplifiers.
When in the playback mode, the lateral parity generator generates a parity bit in the same ma.-ner as in the record mode, through a set of cascaded exclusive OR gates. The generated bit is then compared with the recorded bit each character-time. An output line is pulsed whenever the generated and recorded parity bits are different. This line feeds the selected data readout unit. The channel, frame, and block detectors and their counters function the same during playback as m record modes. The gap generator operation is also the same. That is, the gap generator starts counting character-rate pulses at the end of the selected block length and when the gap period has been detected. However, the gap generator is not used to control the inhibit on the register, as in recording, but is merely used to control the tape transport stop-command time. The seven-bit complementary register acts as a one's counter for each bit on the playback, to regenerate the longitudinal parity character after th" 1 block. The playback parity mark is compared with the recorded mark for error detection.
Selected Data Search and Readout
The data search and readout unit block diagram is shown in Fig. 11 . This unit monitors and displays selected portions of the data from the format generator during both r ROM rOKWOT DETKTED FHUMf KUKKS OFNEHJTOR it\ FCTtD !ND OF F HAMt Fig. 11 -Data search and selective readout, which provides visual display and printout of up to four selected channels during record and playback. One channel may be selected for digital-to-analog conversion. Overscale or parity error indications are provided. A signal monitor can control record and playback periods.
record and playback modes. Up to four channels or 12 four-bit characters may be selected at reduced frame rates for panel display and tabular printing. The frame-rate selection is limited by the line speed of the printer. One of the selected channels may be converted to an analog voltage in an eight-bit D/A converter. There is also an error display and counter which monitors special code marks during record and lateral parity errors during playback. While in the playback mode the data readout ?.nd error display may be limited to regions where the data value in a selected channel lies between preset limits. The other feature of the readout unit is a code translator which converts input codes of up to 16 bits to four-bit code characters acceptable to the printer Straight binary is converted to BCD, and other codes are converted to octal groups.
Channel selection is made by four banks of six switches each. The desired channel numbers are set in these switch banks. When the channel count reaches the s>'t values, an enabling pulse is sent to the register gating control circuit. This circuit then starts counting character-rats pulses between end-of-channel mark inputs. The number of characters counted could be either two, four, or six for each channel selected. The outputs of the register gating circuit are delayed character-rate pulses and character counts, within eacf channel, to control the eventual gating of data into the various registers in the unit.
The gating of control pulses to the code translator and the 12-character (48-bit) register are limited by frame countdown selection, whereas the control pulses to the D/A register and the time register are gated through at the system frame rate. The frame selection is controlled on a cyclical basis by an initial frame selector and a frame countdown circuit. The preset initial irame code is compared with the contents of the frame counter, and when the selected frame is reached, a pulse enters the countdown circuit whicn generates an output at a selected binary submultipJe of the input rate. The duration of the frame countdown output pulse enables a portion of the register control circuit for one frame, since the pulse duration is controlled by the detected frame marks. Of course this selected frame gating applies only to the code translator and the 48-bit register which controls the data rate to the printer. If the Initial frame selected were No. 18, and the frame countdown was selected as 32, the data frames displayed and printed would be Nos. 18, 5C, 82, 114, etc. , to the maximum number of frames within the block.
The four data lines from the format generator-register transfer gates are fed to a one-character storage register in the selected readout unit. The output of this onecharacter register is available to the D/A register, .he 48-bit register, the code translator, and the relative time register (during playback only). The da^a are read into these registers at timei»' "iermlned by th? register gate control circuit, after which the onecharacter storage register is reset, before the arrival of the next character.
The gating of the data into the 48-bit register and code translator is additionally controlled by the translate selector circuit. Data may be read into the 48-bit register in three ways for each of the four selected channels, depending on the code for the respective channels, and whether or not the data is to be printed. These three ways are direct lo. ding, decimal grouping, and octal grouping.
In the direct loading mode each four-bit character enters the 48-bit register in its original form. The register is shifted one character position for each character in the selected channel. Since there are 12 character positions in the register, any combination of two, four, or six character channels up to four may be read out provided the total number of characters does not exceed 12. In this mode the code translator is not used, and data may be printed only if the code in each four-bit group does not exceed the 8-4-2-1 BCD equivalent of nine.
In the d^l nal mode of data grouping, straight binary codes of up to 16 oits may be translated to BCD code. Eight-bit channels (two characters) are translated to ten-bit BCD (three characters), and 16-bit channels (four characters) are translated to 10-bit BCD (five characters). Only the 16 mos^ significant bits in 24-bit (six-character) channels are gated into the translator. This is accomplished by inhibiting shift pulses to the translator when the character count in the register gate control circuit reaches four. Four shift pulses are generated for the translator for each character in the channel selected for translation. Each bit from the one-character store is shifted in at a 192-kc/sec clock rate, so that the translation time is 48 kc/sec per character, allowing each character to be translated before arrival of the next character at the highest character rate.
After each shift pulse each four-bit character group is decoded, and where the code is five or more, a three is added prior to the next shift pulse. This is equivalent to adding a six whenever a carry is generated for the next character and compensates for the difference between the carry weights of 16 and 10 in binary and BCD codes, respectively.
While the code translation takes place, the data in the 48-bit register must be shiited down either three or five chrracter-positions depending on whether a two-character or a four-character channel is being translated. The translated code is then paralleltransferred to the first three or five character positions in the 48-bit register.
In the octal mode the data is also fed to the translator for regrouping of the data bits before transfer to the 48-bit register. This mode is used when the original data code is n^t straight binary or 8-4-2-1 BCD and it is desired to print out the data. As the data are shifted through the translator register, every fourth bit-position is bypassed so that 28 WATKINS, GOODMAN, AND KNOPP all bit weights corresponding to eight in each BCD decad» are left vacant. The character shifts generated in the translator selector circuit for the 48-bit register are the same for both decimal and octal translations, i.e., three character shifts are generated for two character in^. '' to the translator and five character shifts are generated for four character inputs to u--»slater.
The 48~bit register is reset with a selected start-of-frame pulse from the frame countdown selector, and the print command is genürated for the line printer at the end of the selected frame, provided the previous print cycle has been completed.
For the D/A converter, the first of the four selected chann Is is gated in from the one-character storage register. Any two consecutive characters from two, four, or six character channels may be selected to enter the D/A converter eight-bit register. The code in the selected channel must be in straight binary code in order to produce a proportional output from the converter.
The channel and frame numbers are displayed for all channels, where special code marks have beer T enerated either externally or internally. A count of the number of special code marks generated is olso displayed. This gives the operator a chc. k on the validity of the data being recorded. These displays may be set to indicate only the special code marks generaied either in the channels and frames selected for printout or in all channels and frames.
All ihe above operations function during both record and playback, except that lateral parity errors rather than special code marks are displayed and counted on playback. Additionally, during playback a data search function is provided wMch controls the data readout to th3 code translator, 48-bit register, D/A converter, and the lateral parity error display. Thi" i? the case only if tue playback search mode is selected, whereas in the regular playL c node, data readouts are continuous between start and stop of the tape transport.
The selection of a search channel number allows data to be gated to the time register in the sequencer unit from the one-character store. Shift pulses are supplied to the register from the gate control circuit after each character is read in. These shift pulses are continually supplied between all end-of-channel marks, but only those that occur during the selected search channel time have any effect.
Selected data limit values are preset in the high-low signal comparator which monitors the data in the time register. One limit is used to control the start of data readout by enabling the register gate control circuit and the print command circuit. The other preset data limit is used to stop data readout by inhibiting these circuits. Any two, four, or six character channel may be used for the searcn channel, and provisions are included for adjusting the resolution of the value comparison check. During record the value comparator is used to monitor the time counter to generate system start and stop commands for the format generator v/hen the time monitor mode has been selected.
Magnetic Tape Recorder-Reproducer
The tape recorder-reproducer (Fig. 12) contains the magnetic tape transport, the recording and playback amplifiers, and the drive and control circuits for the transport.
The tape transport unit used with this system is a Potter Model 90611. It is provided with six operating speeds from 3-3/4 ips to 120 ips under both automatic or manual control. The automatic control signals are generated in the fr nat generator and consist of a start-stop signal and a record/playback signal. The &.,/ ■ latic s^eed selection is ganged with the character-rate selector switch in the senuencer. All recording operations take place in the automatic mode. In the manual or local control mode the record heads are disconnected from the record amplifiers. This mode is used for advancing and rewinding the tape at high speed, independent of trie automatic system speed selection. Also, the tape unit should be in tiie manual mode if it is desired to operate the rest of the data recording system without recording or playing back a tape.
The recording is made on seven-track, l/2-in.-wide tape at a constant density of 200 characters/in. at all six operating speeds The data lines to the record amplifiers are fed from the NRZ register in the format generator. The record amplifier outputs drive the record heads to positive or negative saturation level, which effectively write;; over any previously recorded data. To prevent accidental erasure of a tape the record heads are disconnected through reiays when in manual or playback modes of operation.
The transport is equipped with a dual head assembly with a gap separating the record and playback heads. The heads are designed for medium-density (200 characters/in.) record and playback at all six operating speeds. The playback head output drives the playback amplifiers, which are of the peak detecting type. The gain and time constant of the playback amplifiers must be increased at lower tape speeds, which is accomplished by a change of components through the speed selection relays. The playback amplifier output pulses feed the skew buffer circuit in the format generator.
The tape transport drive circuitry includes the reel-drive servo amplifiers and the capstan pinch-roller actuators. The output of the servo amplifiers are regulated by the tape tension arm positions on the transport which, in effect, control the speed of the upper an-i lower reel drive motors. The pir.ch-roller actuators are controlled from the start-stop signal. A forward start signal actuates the lower capstan pinch-roller, and the reverse start signal actuates the upper capstan pinch-roller. The start and stop time is less than 3 msec, although this is somewhat dependent on tape speed.
The capstans are driven by dual-speed hysteresis synchronous motors which maintain the tape speed regulation within ±2% at all speeds. The ti.ree pairs oi tape speeds are obtained by a system of clutches and pulleys which couple the motors to the capstans. Isolation between the capstan pinch-rollers and the upper and lower reel drives is maintained by a vacuum buffer and three loops of slack tape on the tension arms. This insures smooth travel of the tape over the heads and reduces the inertia in the start-stop drive mechanism.
The transport assembly is also equipped with photoelectric end-of-tapc sensors. These circuits detect the reflective markers that are positioned near the beginning and the end of a reel of tape. These are recognized as the load-point and end-of-tape markers, respectively. A stop signal is generated by the load-point marker when the tape is moving in the reverse direction and by the end-of-tape marker when thr tape is moving in the forward direction. It is noted that, when operating in the automatic mode, the endof-tape signal will not take effect until the end of a block, as determined in the firmat generator. This fact should be observed when generating long blocks of data, to prevent the tape f'-om winding off the end of the reel.
A load switch is included with the automatic, manual control transfer circuit in order to advance the tape a fixed distance so that the loan-point marker is positioned beyond the record head. This circuit compensates for U.'.; distance between the tape reflective mark sensor and the record head, which is about 4-1/4 in. The 120 ips speed is actuated when the load switch is closed, irrespective of ',ie selected automatic or manual speed, so that a stop command is automatically gener .ted a fixed time afterwards.
Operating Modes
For operating convenience most of the controls and status indicators associated with the sequencer, format generator, and portions of the data search and selected readout units have been assembled on a main-system control panel.
For most operations of a predictable duration the system is operated in the continuous-block recording mode. The intermittent-block recording modes are used for calibration purposes and tests of long duration in which the recording interval is deteimined by the automatic time monitor or a remote control unit. Intermittent modes are normally used, because excessive amounts of magnetic tape would generally be required in continuous-block recordings. Genorallv. tne same format can be used in all three recording modes, although the data blocks Id be "onfined to separate files. For each of these recording modes the number of L^.aes within each block of the file should be the same. Also, within each frame, there should be the same number of characters and channels.
Special code marks and operating defects, such as short frames and data-track dropouts, can be detected by monitor lights on the system control panel during the recording modes. These defects can also be checked by playing back the recorded tape. Short frames can t detected by monitoring the recorded channel count, which should be the same in each frame. Track dropouts would be detected as parity errors in all channels in which data should have been recorded in the missing tracks, and also by the playback monitor lights ior each track. The special code marks generated can only be detected during recording.
The format of Fig. 2 specifies the recording of radar video voltage amplitudes for two frequencies (vhf and uhi) and two polarizations (horizontal and vertical). These items arc recorded in character numbers 25 through 32, inclusive. One range gate is used, that is, the data are sampled at one range interval only, as indicated in character numbers 19 through 24 inclusive. If multiple range gates were used, the resulting additional echo-amplitude voltages could be recorded in any tape chauiet designated for analog data which are sampled but not active (M.S.). The remaining items that are being recorded are gent.^lly self-explanatory and are indicated on Fig. 2 . When mapr changes in lorrnat are required, a patchboard panel is wired for each program. These prewired panels are then readily interchangeable in the system to generate magnetic tape files in a variety of foxiuats.
SUMMARY AND CONCLUSIONS
The digital data recording system has proved to be a most versatile device. It not only accepts radar data and radar control signals to generate a magnetic tape in a form suitable for computer entry, but also is capable of (a) self-checking, (b) preoperalional checkout of the radar, (c) continuous monitoring of the radar performance in real time, and (d) playback and selective readout of the recorded data.
These and other significanc features of this system are applicable to any radar system. Most of the features have been incorporated into standard operations which have been used repeatedly in conjunction with the Rändle Cliff Radnr facility anu various datareduction programs. For example, by referring to the format (Fig. 2 ) each data channel, whether internal or external, can be verified prior to any operation. Each data channel may be £• 'ected for visual and printed display. If the value obtained for any selected data channel is not correct or is abnormal, then that data source can be investigated. As another example, a continuous iea'-time monitoring of all channels for out-of-limit values is displayed on a group of panel lights and identified by channel and frame number. As a further example, the radar pulse repetition frequency is also continuously monitored to detect a rate too high for the programmed frame length and tape speed. The exact prf can be measured by reading the elapsed time between selected frames on the printer.
The principal characteristics of the system arc summarized below.
Input Data Capacity
Analog -64 external bipolar and unipolar voltage positions or internal calibration voltage levels are multiplexed, digitized, and linearized with eight-bit-plus-sign resolution.
Digital -144 external parallel input bit positions plus 136 bits of internally generated timing and reference data are multiplexed in either 8, 16, or 24 bit data groups plus a marker bit for each group.
Programmable Formats
Formats are readily interchangeable through prewired patchboards to permit data sampling in variable sequences with offset and linearizing functions selectaole lor analog data. Three data-sampling intervals may be selected for each analog or digital data group as follows. The scanning rates are synchronized to the radar and are generated withou. the need for i' ^rnal data storage.
Basic Scan Rate -Scan rates ?re continuously variable up to 200 full-length scans per second. Higher rates are allowable for programmed scans of fewer data groups. Automatic zeros are generated between the end of a data scan and the start of the next scan to maintain a con^'.aous character rate within a data block.
Subccmmutation Scan Rate -This may be set to either 1/8, 1/16, or 1/32 of (he basic scanning rat?.
Supercommutation Scan Rate -This may be set to 2, 3, or 4 times the basic scanning rp.tt.
Block L -iigth -The data block length is variable in multiples of Ifi basic scans to be compatible with small-scale computers with limited memory capacity. Maximum block lene^h is 512 data scans, with interblock gaps generated automatically.
Mode Flexibility
Flexibility of operating modes is obtainable through a 32:1 range of tape speeds. Tapes recorded at high ed may be played back at slower speeds for detailed verification and editing.
Record Modes -Continuous in single or multiple blocks under local, time monitor, or remote control.
Playback Modes -Cor tinuous readout of all data or inteimittent readout through automatic editing of a selected data group.
Data ind System Performance Monitor
The data and system performunce are monitored dun.ig '-eal time or post recording.
Data Grouping -Up to four selected data groups may be read out on a Uijutal printer at controlled intervals during record or playback. One data group may be converted to an analog voltage with variable resolution by bit selection 1: drive an external analog display or recorder.
Visual Lamp Pi splay f -These displays are provided to indicate the tatap of L.put data and the internal operaaon of the data recording system as follows: (?) register indicators fot coaiparisor. with printer drta, (b) relative time and block number, (c) overscale indication ft r input data during record and parity error indication on playback are isolated by data group and scan number, (d) indication of digital multiplexer sampling, (e) record playback amplifier outputs, (f) location of programming errors, and ,'g) overfrequency of .nput trigger rate for programmed scan.
Input Outpui Comnatibility
CompaMbility with both input and output data and control devices is attained with little or no modiiication or interfacing.
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Digital Encoders -Parallel outputs of digital encoding units are accepted directly. Serial encoder data requires only an external eight-bit storage buffev, regardless of the number uf bits in the external digital word.
Ungated Radar Video -Tl.e ungated radar video may be sampled directly by programming the analog multiplexer gates to cover the desired range extent. This procedure eliminates •he need for external analog storage units.
Control md Timing -Reference signals are available iu: synchronizing analog tape and chart recordings. Analog tape data may then be played back through the DDR syster-' for generating the computer compatiole tape, thus eliminating the need for specialpurpose analog data prcessing equipment.
Remote Control -Use of remote control inputs for timing the data recording intervals allows long-term unattended automatic operation for recording intermittent data.
Remote Readout -Direct connections are available for dri ing remote slow speed digital readout units in parallel and in synchronism with the internal digital printer.
Long-Term Recording -Long-term continuous recording can be made poe^iole through the addition of a second tape recorder to operate alternately with the existing recorder. This modification also allows direct readout of all data to a remote computer facility lor real time data processing operations.
The wide range of operating characteristics and applications of the digital data recording system insures current and future utility even as the total radar system and its programs are expanded. It can be seen that the system is sufficiently flexible so that its usefulness depends, in large measure, on the skill and experience of the users. •/ fir/L'. '-..A , f ..f. 'f.ii '...,/ r-u. ', , , :, r, .1 .*h, , !!, v. r.* II r.r.nr , ., ; ., . ., , , , ■> A versatile multicharu.el medium-speed data system for recording radar data on magnetic tape directly in digital-computer format was designed for use with the Rändle Cliff Radar facility at the Naval Research Laboratory's Chesapeake Bay Division, and it is currently installed and operating there.
Input data to the system can be analog voltages, which are luternaLy digitized, or digital codes. Timing and reference data are mternrUy generated. The system operates with three simultaneous data scanning rates: (a) basic (radar puls-.-repetition frequency), (b) submultiple, and (c) a multiple of the basic. Both the sequence and the amount of data sampled at each rate is patchboard-controlled.
Any basic scan rate from 6 pulses per second to 3 kilo-pulses per second can be generated, depending on the vokme of data. Data are recorded as sequential sevenbit characters at constant density, without intermediate storage, over the full range of trigger rates, through the choice of six tap • speecs.
Selected portions of the data can be monitored by an on-line printer and lamp display, during recording. Further checks can be made during playback of recorded tapes.
(over)
DD, F0R M473
S/N 0 10!-607.oBO;
(PAGE ! )
35
UNCLASSIFIED UNCLASSIFIED The system has developed into an unusually successful preoperational monitoring device for itself and for nearly the complete radar system, in addition to being a versatile and dependable recording system.
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